An FPGA-ASIC Co-Design Framework for Capacity-Constrained Physics-Based Ising Chips

An FPGA-ASIC co-design framework that decomposes large-scale Ising/QUBO problems in hardware so that fixed-capacity physics-based Ising chips can solve problems far larger than a single die can hold.